



## Pin Number

## Function

FX709J/LH

1

**Xtal:** Output of clock oscillator inverter.

2

**A<sub>0</sub>:**

3

**A<sub>1</sub>:** These pins determine which register may be addressed via the I/O port.

4

**R/W:**

A <sub>0</sub>	A <sub>1</sub>	R/W	Register
0	0	0	'A' instruction
1	0	0	'B' instruction
0	1	0	Decoder
1	1	0	No Register
0	0	1	Status
1	0	1	Power
0	1	1	Encoder
1	1	1	No Register

5

**CS:** Chip Select input, this input has a 1 MΩ pullup to V<sub>DD</sub>.

6

**D<sub>0</sub>:**

7

**D<sub>1</sub>:**

8

**D<sub>2</sub>:**

9

**D<sub>3</sub>:**

10

**D<sub>4</sub>:**

11

**D<sub>5</sub>:**

12

**D<sub>6</sub>:**

13

**D<sub>7</sub>:**

I/O Port

14

**IRQ:** Interrupt Request Output, this pin is the output of the interrupt request generator. This device can be "wire OR'd" with other active-low components. See section on Interrupt Requests. (100kΩ internal pullup to V<sub>DD</sub>).

15

**WAIT Output:** The circuit requires a minimum Chip Select time of t<sub>ACS</sub>. If the host μP has a CS time of less than this the WAIT output must be used to delay the μP when accessing the FX709. (See Figure 7). (100kΩ internal pullup to V<sub>DD</sub>).

**NOTE:** If the WAIT output is to be used, then to prevent spurious operation of this function during Power-Up, it is recommended that:

- a: Power-Up of the FX709 is delayed until μP Power-Up is complete, or,
- b: The Chip Select input is held open-circuit during the FX709 Power-Up sequence.

16

No connection.

17

**Analogue Output B:** (See Figure 4).

18

**Analogue Output A:** (See Figure 4).

19

**V<sub>BIAS</sub>:** The bias or analogue ground pin and is internally set to V<sub>DD</sub>/2. It should be decoupled to V<sub>SS</sub> with a capacitor of 1.0μF (min.).

20

**Analogue Input A:** (See Figure 2, Note 4 and Figure 4).

21

**V<sub>DD</sub>:** Positive Supply.

22

**Analogue Input B:** (See Figure 2, Note 4 and Figure 4).

23

No connection.

24

**Analogue Input C:** This is the analogue input to the power encoder.

25

**Analogue Output A/B:** (See Figure 4).

26


No connection.

27

**V<sub>SS</sub>:** Negative supply.

28

**Xtal/Clock Input:** This is the input to the clock oscillator inverter. A 1.0 MHz Xtal input or externally derived clock is injected at this pin.




**NOTES:**

1.  $C_0$  used to reduce voltage overshoot. Refer to CML Crystal application Applications Note D/XT/1 April 86.
2.  $R_2, C_2$  forms a lowpass filter input to 'C' input power assessment circuit. The values shown represent a 820Hz lowpass although other cutoff frequencies may be selected depending on the application — see page 9.
3. Additional decoupling may be necessary for noisy supplies.
4. To prevent unwanted internal oscillations at the Encoder input pins, the source impedance to these inputs must be less than  $100\Omega$ . Output idle channel noise levels will improve with even lower source impedances.

**Component References**

Component	Unit Value	Tolerance
$R_1$	$>1M$	±10%
$R_2$	5.6k	
$C_0$	68p	Note 1
$C_D$	33p	
$C_1$	0.1 $\mu$	±20%
$C_2$	33n	
$C_3$	0.1 $\mu$	
$C_4$	0.1 $\mu$	
$C_5$	1.0 $\mu$ min	
$C_6$	0.1 $\mu$	


Fig. 2 External Component Connections



NOTE: Pin numbers shown for FX709J


Fig. 3 FX709 Internal Block Diagram

# Analogue Switching



## Frequency and Data Rate Control

Six bits of Instruction Register A ( $D_2 - D_7$ ) control the data rates of the encoder and decoder and the bandwidths of the filters for the encoder and decoder. The configuration of the frequency dividers is as shown in the diagrams below and obtainable combinations of frequencies with various input clocks are listed.



CLOCK INPUT	N1	N2	FILTER CLOCK (Hz)	LOWPASS FILTER BW PB. $\pm$ 1dB	N3	DATA CLOCK (kbs)
2MHz	8	2	125k	3320	4	62.5
"	8	2	125k	3320	8	31.25
"	10	2	100k	2656	4	50.0
"	10	2	100k	2656	8	25.0
1MHz	8	1	125k	3320	4	31.25
"	8	1	125k	3320	8	15.625
"	8	2	62.5k	1660	4	31.25*
"	8	2	62.5k	1660	8	15.625*
"	10	1	100k	2656	4	25.0
"	10	1	100k	2656	8	12.5
"	10	2	50k	1328	4	25.0*
"	10	2	50k	1328	8	12.5*
2.048MHz	8	2	128k	3400	4	64.0
"	8	2	128k	3400	8	32.0
"	10	2	102.4k	2720	4	51.2
"	10	2	102.4k	2720	8	25.6
1.024MHz	8	1	128k	3400	4	32.0
"	8	1	128k	3400	8	16.0
"	8	2	64k	1700	4	32.0*
"	8	2	64k	1700	8	16.0*
"	10	1	102.4k	2720	4	25.6
"	10	1	102.4k	2720	8	12.6
"	10	2	51.2k	1360	4	25.6*
"	10	2	51.2k	1360	8	12.6*
614.4kHz	8	1	76.8k	2040	8	9.6*
768.0kHz	10	1	76.8k	2040	8	9.6*

\* Caution: Although possible, the Codec insertion loss is not according to the specification at these settings. (see Page 10).

**Table 1 Possible combinations of clock input frequency, filter cutoff (Hz) and Data Clock (kbs)**

## Register Truth Tables

The following tables describe the function of each bit within each register. 'Address Input' logic states are shown in the top right hand corner of each table. The following registers are described below:

Instruction Register 'A'	[IRA]	pages 5 and 6
Instruction Register 'B'	[IRB]	pages 6 and 7
Status Register	[SR]	pages 8 and 9
Power Register	[PR]	page 9

IRA	INSTRUCTION REGISTER 'A'			$A_0 = 0$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
D <sub>0</sub>	Encoder Idle	 1  0	SRD <sub>3</sub>	D <sub>0</sub> sets the encoder idle/normal mode of operation.  <b>FORCED:</b> Forces the encode register to fill with a 1010101... idle pattern. <i>Note: incoming encoded data is still available for the power assessment circuits.</i>  <b>NORMAL:</b> Allows the encode register to fill with encoded data. Data is transferred to the encode buffer during the last bit of the encode byte.
D <sub>1</sub>	Decoder Data Source In Overspill	 1  0	SRD <sub>4</sub>	D <sub>1</sub> determines the source of data for the decoder.  <b>ENCODER:</b> Internally connects the output of the encode register to the input of the decode register. This condition effectively connects the audio straight through. The encoded data may still be accessed via the encode buffer, and I/O port.  Fills the decode register with idle pattern. In either case data may be loaded into the decode register via the I/O port. This automatically overwrites the current contents of the decode register.
D <sub>2</sub>	Decode Data Rate Clock Divider	 1 0	Fig. 5 Table 1	D <sub>2</sub> sets the Decode data rate divider.  ÷ 8 ÷ 4
D <sub>3</sub>	Decode Filter Clock Divider	 1 0	Fig. 5 Table 1	D <sub>3</sub> sets the Decode Filter Clock Divider and hence the Filter Cut-off Frequency.  ÷ 2 ÷ 1
D <sub>4</sub>	Decode Master Clock Divider	 1 0	Fig. 5 Table 1	D <sub>4</sub> sets the Decode Master clock divider.  ÷ 10 ÷ 8

IRA	INSTRUCTION REGISTER 'A'			A <sub>0</sub> = 0 A <sub>1</sub> = 0 R/W = 0
Bit	Function Name	Logic State	References	NOTES
D <sub>5</sub>	Encode Data Rate Divider	1 0	Fig. 5 Table 1	D <sub>5</sub> sets the Encode Data Rate Divider. + 8 + 4
D <sub>6</sub>	Encode Filter Clock Divider	1 0	Fig. 5 Table 1	D <sub>6</sub> sets the Encode Filter Clock Divider and hence the filter cut-off frequency. + 2 + 1
D <sub>7</sub>	Encode Master Clock Divider	1 0	Fig. 5 Table 1	D <sub>7</sub> sets the Encode Master Clock Divider. + 10 + 8

IRB	INSTRUCTION REGISTER 'B'			A <sub>0</sub> = 1 A <sub>1</sub> = 0 R/W = 0																																																						
Bit	Function Name	Logic State	References	NOTES																																																						
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub>	Page Size Set	See Notes		<p>D<sub>0</sub> – D<sub>2</sub> set the "page size" in Encode Data bytes. (one byte = 8 serial data bits) in accordance with the table below:</p> <table border="1"> <thead> <tr> <th>D<sub>2</sub></th> <th>D<sub>1</sub></th> <th>D<sub>0</sub></th> <th>:</th> <th>PAGE BYTES</th> <th>Page Period @32kbs</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>:</td><td>32</td><td>8ms</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>:</td><td>64</td><td>16ms</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>:</td><td>96</td><td>24ms</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>:</td><td>128</td><td>32ms</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>:</td><td>160</td><td>40ms</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>:</td><td>192</td><td>48ms</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>:</td><td>224</td><td>56ms</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>:</td><td>256</td><td>64ms</td></tr> </tbody> </table> <p>Page Period (secs) = 8 x Page Bytes/Data Rate (b/s)</p>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	:	PAGE BYTES	Page Period @32kbs	0	0	0	:	32	8ms	0	0	1	:	64	16ms	0	1	0	:	96	24ms	0	1	1	:	128	32ms	1	0	0	:	160	40ms	1	0	1	:	192	48ms	1	1	0	:	224	56ms	1	1	1	:	256	64ms
D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	:	PAGE BYTES	Page Period @32kbs																																																					
0	0	0	:	32	8ms																																																					
0	0	1	:	64	16ms																																																					
0	1	0	:	96	24ms																																																					
0	1	1	:	128	32ms																																																					
1	0	0	:	160	40ms																																																					
1	0	1	:	192	48ms																																																					
1	1	0	:	224	56ms																																																					
1	1	1	:	256	64ms																																																					
D <sub>3</sub>	"A/B" Encode	0 1	Fig. 4	<p>D<sub>3</sub> defines which audio input A or B is connected to the encoder via the encode filter. (See fig. 4).</p> <p><b>AUDIO INPUT "A":</b> Internally connects the "A" audio input to the encode filter input. The "A/B OUT" pin outputs filtered audio "A". Audio input "B" set to V<sub>DD</sub>/2.</p> <p><b>AUDIO INPUT "B":</b> Internally connects the "B" audio input to the encode filter input. The "A/B OUT" pin outputs filtered audio "B". Audio input "A" set to V<sub>DD</sub>/2.</p>																																																						

IRB	INSTRUCTION REGISTER 'B'			$A_0 = 1$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
D <sub>4</sub>	Switch Audio Output  "A"	1 0	Fig. 4	D <sub>4</sub> controls the Output Audio Switch to determine which source audio is connected to Audio Output "A" pin.  Input "A" to Output "A" (direct). Decoder to Output "A".
D <sub>5</sub>	Switch Audio Output  "B"	1 0	Fig. 4	D <sub>5</sub> controls the Output Audio Switch to determine which source audio is connected to Audio Output "B" pin.  Decoder to Output "B" Input "B" to Output "B" (direct).
D <sub>6</sub>	Powersave	1  0		D <sub>6</sub> controls the enablement and disablement of all analogue circuit elements.  <b>POWERSAVE MODE:</b> Disables the circuit elements, thereby effectively reducing current consumption.  <b>OPERATING MODE:</b> All circuit elements enabled.  <b>NOTE:</b> During POWERSAVE, inputs are biased $V_{DD}/2$ . Outputs are biased $V_{DD}/2$ if IRB D <sub>4</sub> /D <sub>5</sub> are set to "direct".
D <sub>7</sub>	Power Sensitivity	1  0		D <sub>7</sub> determines the sensitivity range of the power measuring circuits. <b>HIGH:</b> Low power input, assessment circuits have +12dB gain over LOW Setting.  <b>LOW:</b> Normal power assessment sensitivity range.  <b>NOTE:</b> High input levels in the HIGH condition may lead to overflow, producing an ambiguous reading.

SR	STATUS REGISTER			$A_0 = 0$ $A_1 = 0$ $R/W = 1$
Bit	Function Name	Logic State	References	NOTES
D <sub>0</sub>	Encode Data Ready	1  0		<p>D<sub>0</sub> indicates that a byte of data has been encoded and can be read from the encode buffer.</p> <p><b>READ BYTE:</b> Set high during the last bit of the byte shifted into the encode register. This condition causes an interrupt request.</p> <p><b>NOT READY/OVERSPILL:</b> This condition occurs when:</p> <ol style="list-style-type: none"> <li>1. The last data byte in the encode data register has been read.</li> <li>2. Encode data overspill bit = 1 ie. SRD<sub>3</sub> = 1.</li> </ol>
D <sub>1</sub>	Decode Data Ready	1  0	SRD <sub>4</sub>	<p>D<sub>1</sub> indicates that a byte of data has been decoded and a new byte should be written to the decode buffer.</p> <p><b>WRITE BYTE:</b> This condition occurs when the decode register has been loaded from its buffer, i.e. after the last bit of the previous byte has been clocked out of the register.</p> <p><b>NOT READY/OVERSPILL:</b> This condition occurs when data has been written into the decode buffer or the decode data overspill condition is valid (SRD<sub>4</sub> = 1).</p>
D <sub>2</sub>	Page Ready	1  0	SRD <sub>5</sub>	<p>This bit indicates that a page of bytes has been encoded.</p> <p><b>READ PAGE:</b> This condition occurs when the page counter has completed the last byte of a page. This is after power measurements have been written into PRD<sub>0</sub> to PRD<sub>7</sub> inclusive.</p> <p><b>NOT READY/OVERSPILL:</b> This condition occurs when Power Register "PR" has been read or the page overspill condition is valid.</p>
D <sub>3</sub>	Encode Overspill	1  0		<p><b>OVERSPILL:</b> Indicates that the encode data was not read between two consecutive "encode data ready" flags. Encoded data bytes have been lost, and no further bytes will be transferred to the encode buffer.</p> <p><b>NORMAL:</b> This condition occurs when data has been read from the encode buffer, following a data ready flag, SRD<sub>0</sub> = 1, or by writing to the decode buffer if both encode and decode overspill bits are set. (See 'Interrupts' page 9).</p>
D <sub>4</sub>	Decode Overspill	1  0		<p><b>OVERSPILL:</b> When this bit is set data transfer from the decode buffer to the decode register is inhibited. If the "DECODER/ENCODER BUS" (IRAD<sub>1</sub>) is not set then the decode register will fill with idle pattern.</p> <p><b>NORMAL:</b> This condition occurs when data has been written to the decode buffer following a data ready flag, SRD<sub>1</sub> = 1 or by reading the contents of the encode buffer if both encode and decode overspill bits are set. (See 'Interrupts' page 9).</p>



SR	STATUS REGISTER			$A_0 = 0$ $A_1 = 0$ $R/\bar{W} = 1$
Bit	Function Name	Logic State	References	NOTES
D <sub>5</sub>	Page Overspill	1 0		<b>OVERSPILL:</b> This state indicates that the power register was not read before the next page was completed.  <b>NORMAL:</b> Power register "read" or IRB written.

PR	POWER REGISTER			$A_0 = 1$ $A_1 = 0$ $R/\bar{W} = 1$
Bit	Function Name	Logic State	NOTES	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub>	"A/B" Power LSB  "A/B" Power MSB		D <sub>0</sub> —D <sub>3</sub> represent the average signal level of the last page of data in the range from +6dBm to -24dBm (at 1kHz) for the A or B input. The relationship between binary value and signal level is frequency dependant and exhibits pre-emphasis characteristics. (see fig. 9).	
D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	"C" Power LSB  "C" Power MSB		D <sub>4</sub> —D <sub>7</sub> represent the average signal level of the last page of data in the range from +6dBm to -24dBm (at 1kHz) for the C input.	

## Interrupts

Three conditions can cause interrupt requests to the host microprocessor.

- (i) The encode buffer contains an unread byte of data which is the most recent byte encoded.
- (ii) The decode buffer is ready to receive the next consecutive byte for decoding.
- (iii) The power register contains a power assessment for the most recent whole page encoded.

The status register indicates which of the above conditions are true.

If an interrupt condition remains unserved and the condition becomes irrecoverably untrue, the status bit is cleared, the corresponding overspill bit is set and further interrupts are automatically inhibited. Also the encode and decode data buffers retain the data present when the data bit was set, i.e. register-buffer update is inhibited. The power register is updated at all times.

Condition (i) is serviced by a valid address to the encode buffer. Condition (ii) is serviced by a valid address to the decode buffer. If conditions (i) and (ii) have both become UNTRUE, servicing either buffer resets both to a cleared start position. Condition (iii) is serviced by reading the Power Register.

## The C Input

By careful selection of the audio frequency filtering to the C input the A/B and C power words can be used in the processor to provide frequency as well as power information. This facility could be used for word, pause or voice recognition.

# Specification

## Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage	-0.3V to 7.0V
Input voltage at any pin (ref. $V_{SS} = 0V$ )	-0.3V to ( $V_{DD} + 0.3V$ )
Output sink/source current (total)	20mA
Operating temperature range: FX709J	-30°C to + 85°C
FX709LH	-30°C to + 70°C
Storage temperature range: FX709J	-55°C to + 125°C
FX709LH	-40°C to + 85°C

## Operating Limits

All characteristics measured using the following parameters unless otherwise specified:

$V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ ,  $\emptyset = f_{in} = 1kHz$ .

Characteristics	See Note	Min	Typ	Max	Unit
-----------------	----------	-----	-----	-----	------

### Static Characteristics

Supply voltage		4.5	5.0	5.5	V
Supply Current		—	6	—	mA
Supply Current (Power Save)		—	1	—	mA
Supply Ripple		—	50	—	mV
Input Impedance (Audio)		100	—	—	k $\Omega$
Output Impedance (Audio)		—	—	6	k $\Omega$
Input Logic '1'		3.5	—	—	V
Input Logic '0'		—	—	1.5	V
Output Logic '1'	1	3.5	—	—	V
Output Logic '0'	1	—	—	1.5	V
Input Current (Logic I/P's)		—	—	1.0	$\mu A$
Input Capacitance (Logic I/P's)		—	—	7.5	pF
Output Logic '1' Source current	2	—	—	120	$\mu A$
Output Logic '0' Sink current	3	—	—	360	$\mu A$
Three State output leakage current		—	—	4	$\mu A$

### Dynamic Characteristics

Audio Input Level		—	500	—	mV (rms)
Insertion Loss, (direct)	4, 7	-1.5	—	+1.5	dB
Attenuation distortion (See Fig. 6)					
Clock bit Rate	5	8	—	64	k bits/s
Idle Channel Noise	4, 6	—	2.5	—	mV (rms)
Signal/Noise Ratio (See Fig. 8)					

### Notes

1. Load 50pF, 200k $\Omega$ .
2.  $V_{out} = 4.6V$ , not pins 14 (TRQ) and 15 (WAIT), these wire OR 'able pins have 100k $\Omega$  pullups.
3.  $V_{out} = 0.4V$ .
4. Measured from Codec audio input to audio output.
5. 2.048MHz master clock  $\div 32$ .
6. 32kHz clock.
7. For a load of > 100k $\Omega$ , (serial switch impedance is 3k $\Omega$ /switch, see Fig. 4).

# Typical Performance




Fig. 6 Typical FX709 System Response measured at: filter 3320 Hz,  $V_{IN} - 24$  dBm, 32 kb/s




Fig. 7 Timing Diagram




Fig. 8 Typical FX709 Sinad versus Input Level




Fig. 9 Power Reading versus Input Level


## Package Outlines

The FX709 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


## Handling Precautions

The FX709 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

**FX709J** 28-pin cerdip DIL (J5)



**FX709LH** 28-lead plastic leaded chip carrier (L3)



## Ordering Information

**FX709J** 28-pin cerdip DIL (J5)

**FX709LH** 28-lead plastic leaded chip carrier (L3)